

WHAT IS CLAIMED IS:

1. 1. A circuit comprising:
 2. a plurality of outputs to provide a sequence of clock signals which together
 3. comprise a multistage clock; and
 4. a delay adjustment input to adjust the timing of the clock signals for at least
 5. one of the outputs relative to the clock signals at another of the outputs.
1. 2. The circuit of claim 1, wherein the delay adjustment input adjusts the timing of the
2. clock signal at said one output and at all of the outputs that follow said one output in
3. the multistage clock, wherein said adjustments are relative to the output that precedes
4. said one output in the multistage clock.
1. 3. The circuit of claim 2, wherein the circuit has a plurality of said delay adjustment
2. inputs.
1. 4. A circuit comprising:
 2. a clock input to receive a clock input signal;
 3. a plurality of clock outputs to each provide a delayed version of the clock
 4. input signal, wherein the amount of delay in the signal at each of the clock outputs
 5. differs from the amount of delay in the signal at the other clock outputs by
 6. approximately a multiple of a time t ; and
 7. a delay adjustment block to vary the difference in the amount of delay in the
 8. signal at one of the clock outputs compared to the signal at another of the clock
 9. outputs.

1 6. The circuit of claim 5, wherein the circuit has a plurality of said delay adjustment
2 blocks, wherein the clock outputs have a sequential order, and wherein each of the
3 delay adjustment blocks varies the delay between a clock output and all of the clock
4 outputs that follow that output in the sequential order.

1 8. A circuit comprising:

a clock input;

a plurality of clock outputs each connected by a path to the clock input;

a plurality of first delay blocks each of which is part of a single path from the

clock input to one of the clock outputs;

a plurality of second delay blocks each of which is part of one of said paths

from the clock input to a clock output through one of the first delay blocks and is part

of another path from the clock input to another clock output through another first

delay block; and

an delay adjustment block connected to an output of one of the second delay

blocks.

- 1 10. The circuit of claim 9, wherein the delay adjustment block comprises a pair of
2 transistors connected serially.
- 1 11. The circuit of claim 8, wherein the delay adjustment block is a digital variable delay
2 block.
- 1 12. A method of providing a plurality of delayed clock signals, the method comprising:
2 receiving a clock signal at a point in a circuit;
3 delaying the received clock signal using a first pair of inverters to provide a
4 first clock output signal;
5 delaying the received clock signal using a second pair of inverters to provide
6 a second clock output signal that is delayed by approximately a time t from the first
7 clock output signal;
8 delaying the received clock signal using a first delay block to provide a first
9 internal clock signal that is delayed by approximately time $2t$ from the received clock
10 signal; and
11 delaying the first internal clock signal using a third pair of inverters to provide
12 a third clock output signal that is delayed by approximately time t from the second
13 clock output signal.
- 1 13. The method of claim 12, wherein the first delay block comprises a pair of inverters.
- 1 14. The method of claim 13, wherein providing a first internal clock signal includes:
2 receiving a first enable input signal; and
3 delaying the first internal clock signal by creating a contention current.

PCT/US2014/032500

- 1 15. The method of claim 14, wherein creating the contention current comprises turning
2 on a transistor to create a path to ground for the first internal clock signal.
- 1 16. The method of claim 12, further comprising:
 - 2 delaying the first internal clock signal using a fourth pair of inverters to
3 provide a fourth clock output signal that is delayed by approximately time t from the
4 third clock output signal;
 - 5 delaying the first internal clock signal using a second delay block to provide
6 a second internal clock signal that is delayed by approximately time $2t$ from the first
7 internal clock signal;
 - 8 delaying the second internal clock signal using a fifth pair of inverters to
9 provide a fifth clock output signal that is delayed by approximately time t from the
10 fourth clock output signal; and
 - 11 delaying the second internal clock signal using a sixth pair of inverters to
12 provide a sixth clock output signal that is delayed by approximately time t from the
13 fifth clock output signal.
- 1 17. The method of claim 16, wherein providing a second internal clock signal includes:
 - 2 receiving a second enable input signal; and
 - 3 delaying the second internal clock signal by creating a contention current.
- 1 18. The method of claim 17, wherein the time t is approximately equal to the delay of an
2 inverter with a fanout of 2.

1 19. A circuit comprising:
2 a clock input;
3 a first chain of two inverters having an input connected to said clock input
4 and having an output connected to a first clock output;
5 a second chain of two inverters having an input connected to said clock input
6 and having an output connected to a second clock output;
7 a third chain of two inverters having an input connected to said clock input
8 and having an output; and
9 a fourth chain of two inverters having an input connected to the output of the
10 third chain of inverters and having an output connected to a third clock output.

1 20. The circuit of claim 19, further comprising:
2 a first transistor connected to the output of the third chain of inverters and
3 having a gate connected to a first enable input; and
4 a second transistor connected to the first transistor and to ground.

1 21. The circuit of claim 20, wherein the circuit further comprises:
2 a fifth chain of two inverters having an input connected to the output of the
3 third chain of inverters and having an output connected to a fourth clock output;
4 a sixth chain of two inverters having an input connected to output of the third
5 chain of inverters and having an output; and
6 a seventh chain of two inverters having an input connected to the output of
7 the sixth chain of inverters and having an output connected to a fifth clock output.

1 22. The circuit of claim 21, wherein the second transistor has a gate that is connected to
2 a point between the inverters in the sixth chain of inverters.

1 23. The circuit of claim 22, wherein the circuit further comprises:

2 an eighth chain of two inverters having an input connected to the output of

3 the sixth chain of inverters and having an output connected to a sixth clock output;

4 a ninth chain of two inverters having an input connected to output of the sixth

5 chain of inverters and having an output;

6 a tenth chain of two inverters having an input connected to the output of the

7 ninth chain of inverters and having an output connected to a seventh clock output;

8 and

9 a third transistor connected to the output of the ninth chain of inverters and

10 having a gate connected to a second enable input.

1 24. A method of adjusting the delay of a clock signal in a multistage clock, the method

2 comprising:

3 determining that the delay between one stage of a multistage clock and the

4 following stage of the multistage clock is too large; and

5 setting a first storage element which will later cause the input of a clock

6 adjustment signal to a clock delay circuit and thereby reduce the delay between said

7 one stage of the multistage clock and said following stage.

1 25. The method of claim 24, wherein the method further comprises:

2 determining that the delay between a third stage of the multistage clock and

3 a fourth stage of the multistage clock is too large; and

4 setting a second storage element which value will later cause the input of a

5 second clock adjustment signal to the clock delay circuit and thereby reduce the delay

6 between said third stage and said fourth stage.

1 26. The method of claim 25, wherein setting the first storage element reduces the delay
2 between said one stage and all following stages.

1 27. The method of claim 24, wherein the delay is reduced by creating a contention
2 current.